I. INTRODUCTION

F
ROM their introduction in 1987 [1] , Active Pixel Sensors based on the DEPFET principle were subject to intense studies [2] , [3] . Several prototypes have been manufactured and evaluated, and DEPFET APS based sensors turned out to be a promising new concept for both imaging applications and high resolution spectroscopy. Due to the latest advancements of technology [4] , large-area APS sensors using DEPFETs come within reach. Thus, a design concept for the Wide Field Imager (WFI) [5] , [6] of the X-ray Evolving Universe Spectroscopy (XEUS) [7] , [8] mission was proposed, which includes a large area DEPFET array. The final device will have a total area of 76.8 × 76.8 mm 2 , which is divided into 1024 × 1024 pixels of 75 × 75 µm 2 size each [9] . A production of DEPFET sensors including sensor prototypes for XEUS has recently been finished at the MPI semiconductor laboratory in Munich. For the sake of homogeneity and reproducibility for future large area sensors, the new devices use MOSFETs as amplifying Max-Planck-Institut für extraterrestrische Physik, MPI Halbleiterlabor, OttoHahn-Ring 6, D-81739 Munich, e-mail: jft@hll.mpg.de . transistors instead of JFETs, which were used in earlier devices. The devices were made in a technology with two polysilicon and up to two metal layers. First measurements on single pixel DEPMOSFET structures, which were presented elsewhere [9] , [10] , showed excellent results. Here, the concept of the DEPMOSFET matrices, the different design variants, the readout system and results of prototype tests are described.
II. DEPMOSFET DEVICES
A DEPMOSFET (DEpleted P-channel MOSFET) consists of a p-channel MOS-field effect transistor integrated on the surface of a high resistivity n-type silicon bulk. The bulk is fully depleted making use of the principle of sideways depletion [11] . The potential minimum for electrons thus generated is confined further in lateral direction to the area below the transistor channel by an additional n-doped region. This implantation also increases the depth of the potential minimum. Electronhole pairs generated in the silicon bulk are separated by the electric field. While the holes drift to the backside contact, the electrons are collected in the potential minimum below the transistor channel, modifying the charge carrier density in the channel by inducing an additional amount of holes. Thus, the channel conductivity is a function of the amount of charge in 0-7803-8701-5/04/$20.00 (C) 2004 IEEE 0-7803-8700-7/04/$20.00 (C) 2004 IEEEthe potential minimum, which is therefore called internal gate. As the internal gate is capable of storing signal charges regardless of the presence of a transistor current, the transistor current can be turned off during signal integration to reduce power consumption. However, the internal gate fills up with charges during operation in integration mode until a dynamic equilibrium state is reached, in which charge is lost to the most positive contact nearby. Thus, to prevent the internal gate from losing its charge storage capability, the accumulated charge has to be removed regularly by applying a positive voltage pulse to the so-called clear-contact, an n + -doped region close to the internal gate. The DEPMOSFET structures designed as prototypes for the XEUS WFI have circular transistor geometry. The clear region here consists of the clear contact and a surrounding MOS structure, the so-called cleargate. The clear contact is additionally separated from the detector bulk and the internal gate by a deep p-implanted well. Clear and cleargate together can be considered as a parasitic n-channel MOSFET connecting clear and internal gate. Figure 1 shows a cutaway of a circular DEPMOSFET structure. The DEPMOSFET structures for XEUS are designed for source follower readout. Here, the pixel source contact is biased by a constant current source. A change in the MOSFET channel conductivity yields a voltage step at the source node proportional to the amount of charge collected. As the complete clear provides for a reproducible baseline, comparing the voltage levels at the source node of the pixel before and after the clear process provides the signal information. In the first approach, the relation between charge in the internal gate and voltage step at the source node can be estimated to be:
where g m is the transconductance of the DEPMOSFET's external gate and g q the so-called charge transconductance, the ratio g q = δI pixel δq int. gate (2) and ∆Q s the amount of signal charge removed from the internal gate during the clear process.
For building large area sensors with DEPFET pixels, a pixel array is integrated onto a single die with common bulk and back contact. By applying a suitable interconnection scheme between the individual transistor terminals, groups of pixels can be formed and randomly accessed. For the current DEPMOSFET structure prototypes, a simple interconnection scheme has been chosen, which is shown in figure 2 . All matrix pixel are connected to a common drain. Gate, clear and cleargate contacts are connected row-wise and the sources of all transistors within one pixel column are connected as well. For the source follower mode operation, every column is contacted by an external current source. By applying appropriate voltages to the gate contacts, only a single row of pixels can be turned on. Thus, voltage changes at the column-individual source node are due to changes of the internal gate fill level of the pixel in the currently active row. Matrix readout is done row-wise, i.e. the signal information of all pixel in a row is processed in parallel. All pixels integrate signal charges for a fixed time interval. For readout, the transistor currents in the respective row are turned on via the external gate voltage. The voltage level at the source node is read out. Next, the clear operation is performed in the row by using clear and cleargate contacts. The voltage level at the source node now corresponds to the baseline information, the pixel signal with empty internal gate. The charge information can be obtained from calculating the voltage difference before and after the clear, and the transistor current in this row can be turned off. Then, the process is repeated in the next row. The XEUS DEPMOSFET matrix prototypes consist of matrices of 64 × 64 pixel of 75 × 75 µm 2 . The most favored structures have a nominal gate width by design of 5 µm. The circular transistor gate has a circumference of 47.5 µm. The internal gate geometric size and doping concentration are dimensioned to store more than 10 5 electrons in a pixel. For the current structures, g q -values of ≈ 200 -300 pA / e − have been measured, depending on parameters like implantation profile and effective channel length. Figure 3 shows a microscope photography of a matrix pixel.
III. READOUT HYBRIDS
For evaluation, a prototype matrix is integrated together with the required front end ICs and additional filter circuitry onto a hybrid carrier. For switching the gate, cleargate and clear voltages the SWITCHER II IC is used, the analog front end IC is the so-called CAMEX 64G. Figure 4 shows photographs of a fully assembled readout hybrids. The SWITCHER II is a 64 channel, dual output, high voltage switching circuit manufactured in an AMS high voltage CMOS process. It has been designed for the purpose of DEPMOSFET matrix readout. The IC provides two outputs for every channel, which can be toggled between two individual voltages each, and both an integrated sequencer and a direct timing mode for precise timing of the switching process. The total switch voltage difference can be as large as 20 V. During normal operation, the IC switches through the channels consecutively in an selectable direction and provides facilities for easy integration of a number of SWITCHER ICs to a daisy chain in case large sensor arrays have to be read out. As three voltage channels are to be switched during matrix operation, two SWITCHER ICs are operated on a single hybrid. The clear behavior of DEPMOSFET structures with respect to voltage levels, sequence and timing of clear voltage pulses has been studied on single pixel structures [10] , and the parameter window where complete clear is possible has been determined. The CAMEX (Charge Amplifier MultiplEXer) 64 G is a 64 channel parallel voltage amplifier with an 8 fold correlated double sampling (CDS) stage and serial analog readout. It is a variant of the CAMEX family [12] , which has been adapted to the requirements of DEPMOSFET pixel readout. It has a PMOS current source integrated in every channel for proper biasing of the source-follower operated pixel columns. Additionally, the timing of the various switch processes during CDS is generated by a built-in shift register sequencer allowing for very flexible signal shaping schemes. The analog signal voltage information is read out using a sample & hold in combination with a serializer circuit. The CAMEX sequencer can be operated at clock speeds of up to 10 MHz. At the moment, the minimum processing time for one row is about 12 µs. A detailed discussion of the CDS filter timing can be found in [13] .
IV. PERIPHERAL READOUT SYSTEM Figure 5 shows a simplified schematic overview over the peripheral readout system. A more detailed description can be found in [14] . The setup is controlled by a cPCI CPU running the Windows XP operating system. All digital signals required by the readout system are generated by the sequencer, which is a commercially available cPCI pattern generator. In addition to its 16 bit fast pattern generator, it provides an interface for the software controlled slow control and configuration protocol. An additional digital interface, the XBoard, was inserted between sequencer and hybrid. The XBoard (XILINX-Board) is an FPGA based multi-purpose digital interface card. It was added to the setup to overcome certain limitations of the sequencer card and to increase flexibility in readout timing. The so-called PIXBoard (PIXel Board) decouples the inner circuits of the setup galvanically from XBoard and sequencer card and holds the readout hybrids within an electrically shielded, light-tight housing. In addition, it provides digital and analog driver circuitry and all supply and bias voltages and currents required by ICs and sensor on the readout hybrid. The ADC board is designed for acquisition of DEPMOSFET matrix data with high frequency. It consists of a commercially available cPCI base board equipped with a custom made piggyback holding a commercially available 14-bit ADC An effective resolution of 11.7 bit can be achieved with this system. Various control signals allow for storage of data in a frame-compatible format. The cPCI ADC has DMA capability, the acquired data is transferred to the PCI main memory via fast DMA. The system is capable to cope with a data rate of 40 MByte/s. card are located in a separate cPCI rack. A cPCI-GPIB interface permits control of the system power supplies. Control over ADC card and sequencer is possible using two independent C++ applications. The system is modular and scalable and can thus be adapted easily to larger sensor array sizes.
V. PROTOYPE DESIGN VARIANTS
As the DEPMOSFET device is an entirely new type of sensor, the development could not benefit from experience from precursor productions. Therefore, several prototype designs have been produced varying important design parameters, the most important of which are listed below. All those structure types are currently under study to find the most favorable design.
A. P1 vs. P0
The clear behavior of the pixel strongly depends on size and shape of the deep p, which shields the clear contact in depth and in lateral direction (see fig. 1 ). Especially the spatial overlap with the cleargate is important. If the overlap is too large, the voltages required for complete clear increase drastically; if the lateral size is too small, charge loss to the clear contact might result. For the P0 type structures, the deep P is aligned edgeto-edge with the clear contact, for P1 structures the overlap is about half the cleargate width.
B. Cut gate vs. round gate
The geometry of the contact area between gate and clear structure is expected be of relevance for charge collection and clear behavior. Two versions have been realized. For the cut gate structures, the cleargate contact intersects the circular shape of the gate, as shown in fig. 3 . For the round gate structures, the circular shape of the pixel gate remains unchanged, and the cleargate structure is itself intersected.
C. Enhancement vs. depletion mode
For some of the structures, depletion mode DEPMOSFETs have been used by adding an additional weak shallow-p implantation in the transistor channel region. Threshold voltages are thus shifted towards more positive voltages. This was done to achieve a better 1/f noise characteristics and gate voltages which are easier to handle.
D. HE vs. non-HE
For some of the wafers, an homogeneous, high energetic deep n-implant was added to ease the clear and reduce the effect of parasitic hole currents to the backside. HE structures are additionally expected to be more insensitive to charge loss. This is achieved at the cost of a lower value of g q .
E. Drain center vs. source center
The position of drain and source can be exchanged, which has influence on the design topology, but also on the clear behavior, as the outside transistor terminal determines the potential of the area surrounding the clear contact.
F. Single vs. double metal
Not all design topologies are possible in the double poly / single metal technology, as more advanced routing capabilities may be needed. In addition, connection lines carrying medium to high currents, for instance the column-common source contact, experience voltage drop in column direction when made in polysilicon, which might result in inhomogeneous operating conditions over the matrix. Devices manufactured in a double metal process recently developed do not suffer from these limitations.
VI. RESULTS
All devices tested so far have been found to be homogeneous and defect-free. No dead or bright pixels were observed. At the moment, evaluation of the various design prototypes is still in progress. The following preliminary conclusions have been drawn from the data currently available.
• P0 pixels are preferred, as P1 pixels need, for complete clear, voltages of 20 V or even higher.
• So far, so significant difference has been observed between round an cut gate structures. Differences are expected to show up when so-called mix-structures will be operated, which are matrices incorporating both types of transistor.
• Drain center matrices are preferred, as charge losses are observed for source center matrices, most likely caused by a parasitic potential minimum underneath the clear contact, which is not present for drain center structures.
• In addition to the increased homogeneity, double metal structures were found to have by a factor of 2 lower noise at room temperature compared to single metal structures of the same design. We explain this observation with the decrease of line resistance, whwr poly lines are replaced by aluminum lines.
• Few structures from HE wafers have been tested so far.
This will change as soon as the first HE wafer in double metal technology is about to be diced. The most promising structure is a standard, depletion mode, cut gate, non-HE structure in double metal technology. The measurements shown in the following have been made with this type of structure in an nitrogen atmosphere inside a climate chamber for a detector temperature of -40
• C. The frame rate was 300 Hz and the shaping cycle time for one row was ≈ 15 µs. The overall offset distribution width is at the order of 2% of a Mn-Kα signal. As every DEPMOSFET pixel has its own integrated first amplifier FET, the gain homogeneity is an important issue. The gain inhomogeneity has been found to be as large as 3% for a total source follower gain of 3.7 µA / e − , which meets the expectations from pre-production simulations. A typical gainmap and gain distribution are shown in figure 6 . The gainmap can be used to determine the electronics readout noise of the device. The mean measured equivalent noise energy of the matrix of 13 eV corresponds to an equivalent noise charge of 3.6 e − ; the noise dispersion is about 10% of the mean noise, and the mean S/N ratio is about 450 for the Mn-Kα energy. Figure 7 shows a spectrum obtained from an 55 Fe-source while irradiating the device from the electronics side. A very good spectral resolution is observed. The FWHM of the Mn-Kα-line is 131 eV, which corresponds to an ENC of 6.1 electrons. This is a little less than expected from the noise peak, as, for instance, charge collection effects and the influence of split events have to be taken into account. All expected spectral features are clearly visible. The rise in count rate at the lowenergy range of the spectrum can not be explained by the width of the noise peak, as a 5 σ-threshold was applied, and has to be investigated further. The same device shows a spectral resolution at room temperature of 200 eV FWHM at the Mn-Kα peak, corresponding to 18 e − ENC, for a readout noise of 16 e − , At this temperature, the overall noise is dominated by leakage current noise. Figure 8 shows an imaging measurement made with a DEP-MOSFET matrix using an 300 µm thick silicon baffle with a minimum structure size of 150 µm. Both ADU and a simple hitmap are shown. The measurement gives an impression of the homogeneity of the device.
VII. CONCLUSION
DEPMOSFET based active pixel sensors are considered to be suitable for the XEUS wide field imager. A prototype production has recently been finished and the evaluation process is still in progress. A number of readout hybrids has been built, including a complete set of control and readout electronics. The devices show excellent homogeneity, and all devices tested so far are defect free. The readout noise has been measured to be around 3.6 e − ENC at a detector temperature of -40
• C. For that temperature, the spectral resolution at an energy of 5.9 keV (Mn-Kα) has been measured to be 131 eV corresponding to 6.1 e − ENC. In the following weeks, work will focus on the optimization of charge collection and readout timing. A new production, including devices of 256 × 256 pixels, will start in 2005.
